INTRODUCTION
W ITH the increasing emergence of pervasive electronic devices, the Internet of things (IoT) has emerged as a new technology platform with great potential benefits leading to a projected 50 billion connected devices by 2020 [1] . The large amount of data generated by these devices and sensors requires the use of smart, autonomous machine to machine (M2M) communication. However, security and privacy, as well as newly enabled attacks using malicious or tampered devices such as the IoT based distributed denialof-service (DDoS) attacks [2] , pose substantial challenges. The computational capabilities of IoT devices are very diverse, from passively powered wearable health-care devices or long-life battery powered embedded sensors, to powerful edge servers such as might be found in autonomous vehicles. Additionally, the physical accessibility of the IoT device to an attacker will also vary greatly, leading to a multitude of attack surfaces. Hence, the global deployment of IoT devices could lead to an increasing threat to private and sensitive information. This has led to calls for cryptographic capability in IoT devices to protect user privacy and data security. However, conventional cryptographic approaches require complex computation which are not always suitable for IoT applications, due to the high power requirements and silcon area/memory overhead. A low-cost security approach is imperative to secure lightweight IoT devices.
A Physical unclonable function (PUF) is a security primitive that utilizes manufacturing process variations to generate a unique digital fingerprint intrinsic to an electronic device, such as application-specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs). While FPGAs were originally largely used for proof of concept or prototype designs, due to their flexibility, increased logic density and faster time to market they are now increasingly being used for many applications as end-product technology. For examples, Intel FPGAs are already being used for emerging IoT applications such as Smart City infrastructure, Smart Grid and data center acceleration [3] . However, an efficient and lightweight security approach for low-cost FPGA-based IoT applications has not yet been fully addressed.
During semiconductor fabrication, manufacturing variations are reduced to ensure stable circuit operation. However it is not possible to entirely remove these variations and they can be utilised in PUF circuitry for security applications. Such a primitive has a number of desirable properties, such as the ability to provide low-cost authentication of an integrated circuit (IC) or a variability aware circuit that returns a specific response to an input challenge. Since no two PUFs are identical, the same m−bit input (challenge) string produces a different N −bit output (response) on different devices. They are inherently difficult to clone as individual manufacturing variations cannot be reproduced, which can also provide specific tamper-evident properties. These features provide advantages over current state-ofthe-art technologies for a number of applications, such as lightweight secure authentication.
PUF architectures can be broadly categorized into Weak PUF (WPUF) and Strong PUF (SPUF) designs [4] , based on the number of challenge response pairs (CRPs) that capture information on the underlying variation 1 . Arbiter PUFs (APUFs) has been proposed by [5] , [6] and are one of the most widely studied SPUFs architectures. However, conventional APUF designs suffer from poor uniqueness and repeatability properties. Moreover, they are difficult to implement on FPGA. To address the above limitations, a previous work [7] proposed a new robust FPGA-based strong flip flop based Arbiter PUF (FF-APUF) design. The experimental results on Xilinx Artix-7 FPGAs showed improvements in both uniqueness and reliability.
Additionally, APUFs have been shown to be vulnerable in particular to machine learning (ML) based modelling attacks. To prevent modelling attacks, many countermeasures have been proposed, such increasing the circuit complexity of PUF designs or protocol level protections. PUF-based authentication schemes tend to be resource inefficient for some lightweight applications as might be used for IoT devices. Moreover, it is shown in [8] that some modelling resistant methods [9] , [10] can be vulnerable instead to protocol based attacks. Increasing the circuit complexity of PUF designs can be an effective, and sometimes low-cost, approach to address modelling attacks. However, these approaches reduce the robustness of PUF designs and have been shown to be less effective against modelling attacks than initially thought. In this paper, increased circuit complexity is used to enhance the security of the FF-APUF design; the results indicate a stronger modelling attack resistance ability than conventional APUF design.
To be used as a security primitive, the PUF design must be unpredictable to an adversar, i.e. the responses to unseen challenges must not be predictable so as not to allow the PUF to be emulated in software. An analysis of entropy is commonly utilised to evaluate the unpredictability of a PUFs response. In this paper, an analysis of the empirical entropy is provided from the FPGA measurements. For a fair comparison, an improved conventional APUF design with a balanced arbiter is also implemented on the same FPGA testbed, with a comparison of the entropy analysis between both designs presented.
More specifically, the contributions and differences between this paper and the previous work [7] are summarized as follows: • A conventional APUF design with a balanced routing is presented and implemented on Xilinx Artix-7 FPGAs. Both the previously proposed FF-APUF [7] and the improved APUF achieve better uniqueness results than the previous work [11] on FPGA. • The two most widely used machine learning based modelling attacks, linear regression (LR) and covariance matrix adaptation evolution strategies (CMA-ES), are utilized to evaluate the resistance of the FF-APUF design. The results show that the FF-APUF is more difficult to attack than the APUF using the different modelling attack approaches. 1 . Weak and Strong here do not refer to the security strength of the circuit • A comprehensive entropy evaluation, which includes conditional Shannon entropy, conditional min-entropy and min-entropy, is presented for both the FF-APUF and APUF designs. The results of the FF-APUF show better performance than the APUF design. The rest of this paper is organized as follows. Section 2 reviews related previous works on SPUF designs and modelling attacks. Section 3 introduces the conventional APUF design and mathematical delay model. Section 4 presents the circuit design, delay model and theoretical entropy analysis of the FF-APUF design. Implementation details and experimental results of both the improved conventional APUF and strong FF-APUF designs are given in Section 5 and Section 6 respectively, with modelling attack analysis of both designs also presented. Finally, a conclusion is drawn in Section 7.
REVIEW
Many different PUF architectures on both ASIC and FPGA implementations have been proposed, such as ring oscillator PUF (RO PUF) designs [12] , [13] , [14] , memory-based PUF designs [4] , [15] , [16] , [17] , and APUF designs [5] , [18] , [19] . A comprehensive review of PUF designs can be found in [20] .
The APUF is one of the most widely studied SPUF designs. It suffers from poor uniqueness and repeatability and is difficult to implement on an FPGA. Although previous designs proposed by Lee et al. [18] and Lim et al. [19] based on ASIC circuits improve upon these features, an implementation on FPGAs is still problematic. The routing of APUFs on FPGAs, unlike a manual place and route for ASICs, is restricted by the already fabricated circuit layout. Therefore, many previous designs are difficult to implement on FPGA due to the difficulty of implementation of balanced delay lines. Although Majzoobi et al. [21] and Hori et al. [11] have implemented APUFs on FPGAs, they introduced an additional tuning circuit or reported results with low uniqueness.
ML based modelling attacks, e.g. [22] , [23] , [24] , [25] , have been reported to successfully attack a wide range of APUF designs using a software model to reveal the variability in PUF circuit. The response bits of APUF design can be individually attacked by constructing a separate linear additive delay model for each bit. To prevent modelling attacks, many countermeasures have been proposed such as PUF-based authentication protocols [9] , [10] , [26] , which themselves have been shown to be vulnerable to protocol based attacks [8] .
The XORed APUF proposed by Suh et al. [27] , feedforward APUF proposed by Lee et al. [18] and lightweight APUF proposed by Majzoobi et al. [28] , increase the resistance of APUF against modelling attacks. However, different variants of the original attack have been proposed to break these designs when given sufficient CRPs as shown by Ruhrmair et al. [22] . To address this, a non-linear PUF circuit based on voltage transfer characteristics (VTC) [29] , and a current mirrors based PUF [30] , have been proposed to be specifically resistant to modelling attacks. However, these techniques have been simulated for ASICs and it has been shown that they are not suitable for FPGA implementations.
Properties that designers should meet when designing ML resistant strong PUF designs are suggested in [31] , however a practical instantiation remains unsolved. A multi-arbiter scheme is proposed in [32] , based on the insertion of either a four-flip-flop or SR latch arbiter after each stage in the configurable paths, thus improving the uniqueness and reliability of the APUF design. However, the resistance of this approach to modelling attacks has not been reported.
CONVENTIONAL APUF DESIGN
Among previously published PUF designs, the APUF proposed by Gassend et al. [5] has been widely studied as a strong PUF; it consists of two parallel n-stage multiplexer chains that feed into an arbiter stage to form a 1-bit of an N -bit PUF as shown in Fig 1. Two Muxes are configured as either a cross-or straight-through connection based on the input challenge bit. Then an arbiter, such as an flip flop (FF), compares the arrival time of the two inputs to determine the response bit based on the first arrival, which should differ between devices due to manufacturing variability. For the conventional APUF, an FF arbiter is employed to determine the faster delay path. It was shown that using an FF for the arbiter introduces a 10% skew in the routing path [19] . Hence, an arbiter consisting of cross coupled NAND gates is employed in this work as shown in An APUF can be modeled using a linear additive model and can be derived by considering the delay difference in each stage. It has been shown that SPUFs made of linear circuits can be successfully attacked [22] , [23] , [24] , [25] . The additive delay model of the APUF circuit [19] can be described as follows. ∆(n), denotes the final delay difference between the two paths selected by the challenge, represented by Eq (1) .
where P = (p 0 , p 1 , ..., p n ) is a parity check vector incorporating challenge information, and ω = (ω 1 , ω 2 , ..., ω n+1 ) is a constant vector of delay information. The delay differences at each stage are given as follows:
The parity check, p k , of the challenge bits, C i , is defined in Eq (3).
In the constant vector, ω, α n and β n can be calculated using Eq (4) and Eq (5), where p n , q n , r n , s n represent the delays of path routing, including the upper straight, upper cross, lower straight and lower cross paths shown in Fig 1 .
ω includes information on the delay caused by manufacturing process variations in different APUF stages. The final delay difference, ∆(n), is the product of the challenge parity vector P and delay difference vector ω. If ∆(n) is greater than 0, the bit response r is 1, otherwise it is 0.
As a result of the linear architecture of SPUF, the response bits of a SPUF design can be attacked individually by building a separate linear additive delay model for each bit. If successful, this breaks the security of the SPUF as well as any protocol built on it.
THE PROPOSED FF-APUF DESIGN

Circuit Design
A previously proposed FF-APUF circuit design [7] consists of an array of N asynchronous elementary 1-bit cells to generate an N -bit response. The design of a 1-bit response cell is shown in Fig 3, and consists of Muxes and FFs elements. To generate a single bit response, R i , 3n multiplexer (Mux) gates and 4n FFs are cascaded in one of two paths to generate a delay path, where n is the number of stages and m = 3n is the bit length of a challenge. To balance the routing to maximise variability, 3 Muxes are utilised for the FF-APUF design. Additional pre-processing steps can be applied to the challenges if required, such as differentiating the input challenges or applying an input network [28] . The FFs of SLICE_U1 and SLICE_L1 are first reset by CLEAR and then activated by the rising edge of the START signal (fed into the clock port). Three Mux gates in each slice are utilised to select one of the four FFs to form the delay path by the challenge bit, C i . The result of each PUF cell is fed into the clock port of the next cell up to the last cell, SLICE_Un and SLICE_Ln. The last cell additionally contains cross-coupled NAND gates as an arbiter to determine the faster delay path (T U or T L ) and returning an output of either one or zero. T U and T L denote the upper and lower delay paths used in the generation of each 1-bit response, respectively. To generate an N -bit PUF response, the design is replicated N times. Compared to the conventional APUF The timing diagram of a 1-bit FF-APUF design is shown in Fig 4. The CLEAR signal is first activated to reset the circuit. When the rising edge of the START signal occurs, the delay paths are activated. The output signal, R i , is 0 when Q U and Q L are 1-0 due to the faster arrival time of the delay path T U (and vice versa for T L ).
Delay path comparison from different cells can be employed to reduce area utilisation. However, this leads to a dependency between different bits which requires additional consideration during the design stage and is not used in this work.
Delay Model
The delay model of the FF-APUF design can be represented as follows:
T U i is derived as:
where, a n , b n , c n , d n are the delay segments from the top delay path, and e n , f n , g n , h n are the delay segments from the bottom delay path as shown in Fig 3 .
T U and T L can be represented as:
where, the challenge vector:
is calculated by Eq (9), and the constant vector:
is represented as Eq (10).
Complexity Analysis
The complexity of a PUF impacts the efficiency of modelling attacks by an adversary, i.e. the more complex the underlying PUF architecture, the more difficult the adversary to break a PUF. We utilize Shannon entropy, as given in Eq (11) , to assess the complexity of each stage. It allows us to compare the uncertainty introduced by process variations in each stage between the two designs.
φ f represents a 1-bit output of the FF-APUF design, and p j is the probability of a given pair of FFs (i.e. delay) at each stage being selected by the challenge. As the challenge is assumed to be uniformly random, p j = 1 m 2 ∀j, for m FFs (m = 4 for the FF-APUF design) in the upper and lower cells of each stage, there are m 2 combinations in total, where m 2 represents the number of combinations for the delay routes at each stage. Hence, the ideal Shannon entropy of the FF-APUF design at each stage is H (φ f ) i = 2 · log 2 (4) = 4. The relationship between the Shannon entropy provided by the path choices between the conventional APUF design and FF-APUF design at each stage in an ideal case is as follows:
Therefore, the Shannon entropy of the 1-bit circuit design with n-stages is:
while the relationship between the conventional APUF and the FF-APUF is :
For the conventional APUF, the 2 Muxes at each stage provide 2 possible delay paths, so resulting in 2 combinations. According to Eq (11), the Shannon entropy for each stage of the conventional APUF is equal to H (φ a ) i = log 2 m 2 = log 2 (2) = 1. Hence, Eq (14) can be transformed as:
From the above analysis, it can be seen that the Shannon entropy provided by the available routing paths of the FF-APUF circuit design is 4 n times higher than the conventional APUF design, so a resource/complexity trade off can be explored depending on the target application.
FPGA IMPLEMENTATION
As previously mentioned, the conventional APUF design is non-trivial when implemented on FPGAs due to the routing restrictions, which can significantly bias the results. In this section, the FPGA implementations of both the FF-APUF and APUF designs are presented. An implementation of a 64-stage conventional APUF design on the Nexys4 board with a Xilinx Artix-7 FPGA has been proposed in [11] . In this implementation, each of the two delay chains requires 64 slices, with the arbiter (an FF) placed in an additional, separate slice. Hence, to generate a 1-bit response, 129 slices are used in total.
In this work, the improved conventional APUF uses a similar implementation strategy on the same Nexys4 board except cross coupled NAND gates are used for the arbiter instead of the FF because the FF can introduce a significant response skew as discussed in Section 3. To generate a 1-bit response of the improved conventional APUF, 128 slices are used for the Muxes in two delay paths and the cross-coupled NAND gates.
The Xilinx Artix-7 XC7A100T has 15,850 logic slices, each consisting of four 6-input look up tables (LUTs) and 4 FFs. The Nexys4 board has an oscillator running at 100 MHz to provide a clock input to the FPGA, and communications with the PC over UART run at 115, 200 bps. A 64-bit FF-APUF design is implemented by constraining and balancing routing using TCL scripts as part of the Xilinx Vivado design flow. The generation of a 1-bit response for the FF-APUF design requires 64 × 2 = 128 slices to implement 4 FFs and 3 Muxes per slice, with the last two slices also implementing the extra cross-coupled NAND gates as an arbiter. Each slice of the Xilinx Artix-7 FPGA has 4 FFs to allow for the 4 FFs of the FF-APUF cell to be placed in a single slice. Note, in the previously published work [7] , 22 stages (44 slices, 64-bit challenges) were employed. For fair comparison between the FF-APUF and the improved conventional APUF, 64 stages are utilized for both designs here. Fig 5 shows a balanced routing map of one stage of the FF-APUF design, as implemented on two slices (one CLB). The balanced routing of each slice ensures a robust response result. Fig 6 shows the placement and routing of the improved conventional APUF design at each stage on the same Xilinx Artix-7 FPGA, as also implemented on two slices. The Mux and cross-coupled NAND gates are implemented by LUTs. At each stage of the APUF design, the upper/lower delay segment, the Mux, requires one LUT of a slice as implementation. To balance the routing, the Mux has to be implemented separately in the slices, so other resources of that slice are unused. Normally, it is suggested to reserve these slice resources for PUF designs in order to reduce the impact of cross-coupling from other, non-PUF circuitry. At each stage of the FF-APUF design, the upper/lower delay segment can be compactly implemented in one slice, involving 4 FFs and 3 LUTs. Hence, both the FF-APUF and APUF designs require the same slice resources.
EXPERIMENTAL RESULTS
The 64-bit FF-APUF design is implemented in 11 low-cost Digilent Nexys4 boards, each containing a Xilinx Artix-7 XC7A100T FPGA (28 nm technology).
To increase the number of test devices and so obtain a more granular set of results, two different floor plan strategies on each FPGA are employed as proposed in [33] , in order to emulate 22 devices in the experiment. One board is modified to conduct voltage experiments to allow for the variation of the core voltage (1.0v) ±10% as shown in 
Uniqueness
The uniqueness metric measures the inter-chip variation by evaluating the differentiation of a particular PUF circuit design among k different designs. Ideally, when the same PUF circuit is implemented on multiple devices it should produce an average inter-chip Hamming distance (HD) of approximately 50% when comparing the responses between the two devices for the same challenge; e.g. half the response bits are expected to differ between any two devices even though the same challenge is provided as input to the same circuit. A percentage-based figure-of-merit for uniqueness based on average inter-chip HD can be defined. If two PUFs, Φ i and Φ j , implement the same PUF circuit and have N -bit responses R i and R j to the same challenge, C, then the uniqueness is given by the average inter-chip HD among the k devices and is defined as: [11] . The improved results are partially caused by the utilization of a D-latch for the arbiter in the implementation in [11] ; this can cause a significant bias in the response as discussed in [19] . In this work, two cross coupled NAND gates are employed to reduce the skew while keeping the routing balance to improve the randomness source of the response. However, it is difficult to further improve this metric due to the limited process variations from the Mux of the APUF design. Compared to the APUF design, the FFs of the FF-APUF design contribute to a significant variability between the paths relative to the Muxes; this is because the FF is a coarse-grained component. Fig 9 shows the uniqueness result of the FF-APUF design, which is 41.53 % with a STD of 7.52 %. Compared to the results of 9.42 % [11] and 19.46 % of the improved conventional APUF in this work, the FF-APUF design achieves a significant improvement in the capability to distinguish between a population of different (identical) devices.
Many improvements have been developed for APUF to achieve better uniqueness. However, most of them were proposed for ASICs, [?], [30] , [34] . It has proven difficult to achieve a high uniqueness for APUF on FPGAs due to unbalanced routing [11] , [21] . To counter this, efforts on FPGA based APUF designs have also been proposed, such as those proposed in [21] , [35] . However, they are based on programmable delay logic (PDL) circuits which have to utilise a tuning circuit to improve uniqueness. In this paper, the uniqueness of APUF design has been improved from 9% to approximate 20% using a balanced routing strategy without any extra hardware resource consumption, with the proposed FF-APUF design achieving a uniqueness of 42%.
Reliability
Ideally, a given PUF design implemented on a device should be able to perfectly reproduce its output whenever it is queried with a challenge. However, environmental changes, such as temperature and power supply voltage variations, as well as the metastability in PUF circuits, induce noise in the responses. Therefore, a reliability metric is utilised to quantify the ability of a PUF design to reproduce a response. For a device Φ i , reliability is represented as a single value by finding the average intra-chip HD of s response samples, R i ; this is taken at different operating conditions compared to a baseline N −bit reference response, R i , taken at nominal operating conditions. The average intra-chip HD is defined as follows:
where R(i, t) is the t−th sample of R i . The reliability can be represented as:
The ideal value for reliability is as close to 100 % as possible; subsequent circuit components such as error correction also benefit from a high reliability measure.
For the reliability test, 1,000 responses per temperature value at the same challenge are collected and averaged as the final response. Hence, the FF-APUF design has a good reliability result across a range of conditions. Moreover, the voltage variation has a greater effect on reliability than temperature for the FF-APUF design. Hence, this test is also carried out for the improved conventional APUF design; the reliability results are shown in Fig 11. The average reliability result of the improved conventional APUF design is 97.03 % over a ±10% variation in supply voltage. This is higher than the reliability of 93.30 % for the FF-APUF design, which is likely due to the low uniqueness of the improved conventional APUF design. As there is a significant bias in the bits of the response, these bits are not as heavily influenced by the variations in voltage/temperature as the bits in the FF-APUF design. Table 1 compares the performance of the FF-APUF design, improved conventional PUF design, and previously proposed PUF designs on both FPGA and ASIC platforms. While direct comparison between various designs is not straightforward, particularly between FPGA and ASIC platforms, it gives an overview of the expected uniqueness and reliability results. As previously mentioned, it is difficult for the conventional APUF design to achieve a better uniqueness on FPGAs due to the unbalanced routing. The uniqueness of [43] is 36.75% in a different evaluation method, in which the ideal uniqueness value is 100% other than 50%, that is commonly utilized. The uniqueness results for the conventional APUF implemented on FPGA are 4.70% by [42] , 7.20% by [44] and 9.42% by [11] , respectively. The 2-1 double APUF and 3-1 double APUF, which mix two or three APUFs to generate one 1-bit response, achieve higher uniqueness [42] but have to sacrifice reliability. [35] achieves higher uniqueness results when introducing tuning circuits. The FF-APUF design exhibits a better uniqueness result compared to the conventional APUF designs in both FPGA and ASIC; moreover, it achieves good reliability results on FPGA where the FF-APUF design achieves comparable reliability results as the conventional PUF design on an ASIC. In terms of hardware resource consumption, the FF-APUF also achieves efficient resource usage, and occupies the same number of slices on FPGA compared to the improved conventional APUF.
Entropy
A Strong PUF is expected to be unpredictable such that an adversary cannot efficiently predict the output to an unknown challenge given an observed number of CRPs. To verify this uncertainty, entropy is commonly utilised to quantify the level of unpredictability of a PUF design. In this section, the entropy from the responses of both designs is assessed. A number of works suggest assessment measures of the empirical entropy as generated by the PUF responses, e.g. the context-tree weighting (CTW) method [45] , as well as standardized randomness tests such as the Diehard test and the NIST test suite [46] . However, Maes et al. [47] have pointed out that both these methods only offer a low level of confidence on the outcomes due to the limited bit length of the available responses. The conditional Shannon entropy and min-entropy have been introduced by Stefan et al. [48] ; they are considered more precise than the previous methods as they consider the dependency between individual bits of the PUF responses. Hence, these two methods are utilised in this work. Although these methods provide a more accurate assessment for a single PUF response, the cross-relationship between responses from different devices cannot be directly assessed. Therefore, a min-entropy method following the NIST specification 800-90 [49] for binary sources is widely used [50] .
Conditional Entropy
Given a challenge c ∈ C, the adversary tries to predict the response r ∈ R. R(c) represents the response of challenge c, and W (c) is for the set of all responses of the PUF except r. The conditional entropy can then be computed as follows [48] :
The conditional min-entropy can be calculated as: In this work, for both the improved conventional APUF and FF-APUF designs, the delay stages are controlled by challenges. Each delay segment contributes to the final output value. The adversary's aim is to guess the output with a probability of success greater than 0.5 after collecting a sufficient number of CRPs. The conditional entropy and conditional min-entropy quantify the average and worstcase information from the PUF design that the adversary cannot predict. However, the response space of the data set, 2 64 for the 64 stages APUF design under test, is too large to directly calculate the conditional entropy as per Eq (19) and Eq (20) . Hence, a subset including the 'worst case' for the responses is chosen to reduce the size of W (c). % n is the response bit number 4: for i from 1 to n do The conditional Shannon entropy and the conditional min-entropy results of both the improved conventional APUF design and FF-APUF design are shown in Table 2 . The FF-APUF design has both higher conditional Shannon entropy and conditional min-entropy than the improved conventional APUF design.
Algorithm 1 Subset Challenge Generation Algorithm
Min-Entropy
The min-entropy measures the 'worst case' scenario for the unpredictability of random data. The method for binary sources as outlined in NIST specification 800-90 [49] is utilised to evaluate the min-entropy of both the PUF designs. The N -bit responses of k devices have an occurrence probability for each bit. p 0 and p 1 represent the values of '0' and '1', respectively. Given p i,max = max (p i,0 , p i,1 ), the formula to calculate the min-entropy is as follows:
For the improved conventional APUF design and the FF-APUF design, the Hamming weight (HW) of a single position on 22 devices (k = 22) of a 64-bit response is computed. The p max is then derived from Eq (22) . Table 2 gives the minentropy results of both the improved conventional APUF and FF-APUF designs, 0.23 and 0.54, respectively. The FF-APUF design has a higher unpredictability lower bound than the improved conventional APUF design, proving the higher inherent uniqueness of the FF-APUF design. 
Modelling Attack
To evaluate the modelling attack resistance of the proposed FF-APUF, ML algorithms based modelling attacks have been applied. The modelling attacks utilised in this paper are setup following the delay model introduced in Section 4.2. LR is one of the most efficient modelling attacks to break APUF design [22] , [51] . In this work, LR attack is executed to evaluate the FF-APUF design.
The works [22] , [51] are utilised to set up an FF-APUF design and an improved APUF design through simulation based on the two previously discussed delay models, with the delay model of the APUF shown in Section 3 and the delay model of the FF-APUF shown in Section 4.2. For LR attacks, the approach of [51] is implemented to build an adversarial model to test the security performance of the FF-APUF design. Fig 14 presents the LR based modelling attack results for both the APUF and FF-APUF designs. The solid lines show the prediction rates of the LR attack for the APUF design with responses of 64-bit and 256-bit, respectively, while the dashed lines show the results of the same configuration for the FF-APUF design. Compared to the APUF design, the FF-APUF design is more difficult to predict with the same numbers of training data. The computational attack time when using LR for the APUF design is less than 1 second with responses sizes of 64-bit and 256-bit, while the results of the same configuration for the FF-APUF design are approximately 34 and 79 seconds respectively. Hence only data collection time needs to be considered for this attack. For the 256-bit FF-APUF design, the adversary requires approximately 80 times greater training set size for an equivalent success rate compared to the conventional APUF design. Hence, the FF-APUF design demonstrates a significantly better modelling attack resistance.
To improve the modelling attack resistance, various methods can be employed. For example, an efficient approach is to increase the number of FFs (m) at each stage. Some previously published approaches for the APUF can also be applied for the proposed FF-APUF, such as the XORed [27] , feed-forward [18] and lightweight APUF extension [28] . However, these approaches have been attacked successfully [22] , [25] . Recently, Ma et al. [52] proposed a Multi-PUF (MPUF) design that utilises a Weak PUF to obfuscate the challenges to a Strong PUF and have shown that it is harder to model than both the conventional APUF and XORed APUF designs using ML attacks. The MPUF strategy can also be utilised to the FF-APUF design to enhance its modelling attack resistance. CMA-ES is another efficient modelling attack method, widely utilised for APUF attacks. It has been shown that the reliability based CMA-ES attack outperformed the LR attack for XORed APUF designs. To present the results of a comprehensive modelling attack resistance for the proposed FF-APUF design, the CMA-ES method is also applied here. Fig 15 presents the CMA-ES attack on both the APUF and FF-APUF designs as well as two MPUF designs based on both. The proposed FF-APUF design again has lower prediction rates than the conventional APUF design. The FF-APUF based MPUF design also achieves better modelling attack resistance than the APUF based MPUF design. 
CONCLUSION
In this paper, a theoretical circuit complexity analysis, a modelling attack resistance analysis and an experimental entropy analysis of both previously proposed FPGA-based Strong FF-APUF and improved conventional APUF designs have been presented. The experimental evaluation of the improved conventional APUF design shows the uniqueness and reliability of 19.46 % and 97.03 % respectively, higher than that of the work [11] . The experimental min-entropy of the FF-APUF design, 0.54, is more than twice than 0.23 of the improved conventional APUF design. The conditional Shannon entropy and the conditional min-entropy of the FF-APUF design, 0.90 and 0.61, are also higher than 0.88 and 0.60 of the improved conventional APUF design. The performance evaluation results for the FF-APUF design show uniqueness and reliability results of 41.53 % and (93.30 %(voltage), 97.10 %(temperature)), respectively. The FF-APUF is also shown to be more resistant to the modelling attacks, including LR and CMA-ES, than the conventional APUF design. The compact placement of the circuit also ensures that the design incurs in least hardware reported in the literature to date. The FPGA-based Strong FF-APUF design significantly improves upon the previous APUF designs, and has potential to be the basis for CRPbased authentication applications in the IoT. 
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